Abstract: A method of design of three-valued logic circuits which reduces the need for complementary pairs . of m.o.s. integrated circuits is presented. Circuits of basic ternary operators (inverters, NAND and NOR) are utilising single m.o.s. transistors. Based on these ternary operators it is possible to design simpler and cheaper three-valued logic systems. As examples, the construction of the J^ arithmetic circuit and the 7-gate are described.
Introduction
Recently, the complementary metal-oxide semiconductor family of integrated circuits (c.m.o.s.) has been used by several authors in the realisation of three-valued logic circuits. l~& In all previous designs authors have used complementary pairs of p and n channel transistors in some symmetrical fashion to get the three different logic levels. In most cases, this has introduced some redundancy and complexity in the circuits. A systematic method of designing three-valued logic systems using m.o.s. transistors, not necessarily in complementary pairs, is presented. The new design reduces complexity and cost, and shows better performance.
Methodology
The ternary inverter of Fig. I 1 * 2 has proven to be the simplest ternary functional block that has been proposed. The circuit is composed of one p-channel and onê -channel enhancement-type m.o.s. transistor and two resistors. In one practical version, the source of the pchannel transistor is connected to a + 4 V power supply and the source of the n-channel is connected to -4 V. The drains of the two channels are connected to each other by means of two equal resistors, Ri and R 2 . The point D shown on the Figure represents the output of the simple ternary inverter (s.t.i.) . When only the p-channel device conducts, D is at a high level (+ 4 V). When the w-channel device alone conducts, D is at a low level (-4 V). When both conduct,!) is at an intermediate level (0 V). Following one of many possible conventions we shall label the lower, middle and upper levels, logic 0, 1 and 2 respectively. Thus the output at D is defined by
On the same Figure, AUGUST 1980 when it is activated. The second binary part of the circuit, namely the n-channel transistor, provides the negative logic level (level 0) when it is activated, performing the negative logic function of the unit. The output of the inverter is taken from the drain of a p-channel transistor that is also connected to the negative power supply through resistor R. The switch (p-channel) is closed if its gate x takes the value 0 or 1, fixing the output at the voltage of its source, + 4 V (level 2). The output goes low (level 0) when the gate is placed at level 2, opening the switch. It is clear that the number of elements realising the p.t.i. circuit of Fig. 2a is half of that of Fig. 1 , thus indicating a direction for reducing the cost of ternary logic circuit implementations. Fig. 2b shows the realisation of an n.t.i. circuit with a single w-channel transistor and a single resistor. The function of the n.t.i. is defined by (3) The output goes low (level 0) when the input is at level 1 or 2, that is when the switch (n-channel) is closed. The switch will be open only when its gate takes the value of 0, making the output go high (level 2). Again it is clear that the number of elements realising the n.t.i. circuit of Fig. 2b is always half of that of Fig. 1 .
A ternary NOR (TNOR) circuit was also presented previously.
1 ' 2 The two-input TNOR circuit is composed of two /^-channel m.o.s. transistors connected in series and two n-channel m.o.s. transistors connected in parallel. The two p-channels are connected to the two rc-channels by means of two resistors R\ and R 2 exactly in the same way as the ternary inverter shown in Fig. 1 . Similar to the ternary inverter, three outputs are also provided for realising the functions of the simple TNOR, the positive TNOR and the negative TNOR which are defined as
where / = 1 for the simple TNOR, 2 for the positive TNOR, and 0 for the negative TNOR.
By following the same technique adopted above, the TNOR circuit could also be split into two separate circuits, one for the positive TNOR (Fig. 3 a) and one for the negative TNOR (Fig. 3b) . The positive TNOR is composed of two p-channels and a resistor connected in series as shown in Fig. 3a . The output Z produces the positive inversion of the maximum value of the two inputs. The
negative TNOR is composed of two parallel /^-channels connected to a resistor as shown in Fig. 3b . In this case the output produces the negative inversion of the maximum value of the two inputs.
The same idea is applied also to the ternary NAND (TNAND) circuit l • 2 which is a complement of the TNOR circuit in its construction. The simple TNAND, the positive TNAND and the negative TNAND which result are defined as
where / = 1 for the simple TNAND, 2 for the positive TNAND, and 0 for the negative TNAND. As above, by dividing the TNAND circuit into two separate circuits, the two circuits of Fig. 4a and b can be obtained. The output of the positive TNAND (Fig. 4a) produces the positive inversion of the minimum value of the two inputs. The output of the negative TNAND (Fig. 4b) produces the negative inversion of the minimum value of the two inputs.
It is obvious that the above TNOR and TNAND circuits 
Design application
Based on the ternary operator circuitry described above, it is possible to design simpler and cheaper three-valued logic systems. Examples given are for the J k arithmetic circuit and the three-valued T-gate. The J k (JC) function 9 is defined by 2 ifx = k
where k can take the values of 0,1 or 2. The / fe arithmetic circuit is composed of two n.t.i., one p.t.i. and one negative TNOR connected as shown in Fig. 5 . The three /fc(jc) functions realised are based on the following relationships:
The block diagram of the / fe arithmetic circuit is shown in Fig. Sa while its schematic diagram is given in Fig. 5b .
The design of the T-gate circuit is based essentially on the J k arithmetic circuit described above. The function of the T-gate 10 is defined by
where / will be equal 1 if JC takes the value of 0, 2 if * is 1 and 3 ifx is 2. The block diagram of the T-gate is shown in Fig. 6 . It is composed of a J k arithmetic circuit and three ternary switches (t.s.). Each t.s. consists of one p-channel and one ^-channel transistor. The source of the p-channel is connected to the drain of the n-channel and vice versa. A control signal V c is required for proper switch operation. This signal controls the n-channel directly and the p-channel is controlled by V\. Both channels are biased on or off simultaneously by the control signal V c . When V c is equal to the high level (+ 4 V) the switch will be on, and when V c is equal to the low level (-4 V) the switch will be off. The / 0 , / x and J 2 signals are connected to V c of the t.s. that has input y x ,y 2 andy 3 , respectively.
The value of JC determines which of the three t.s.s will be on and, eventually, which signal (yi,y 2 o r^3 ) will be displayed at the output.
Finally it should be noted that, for all circuits, all p-channel substrates are connected to the positive power supply (+ 4 V) while all n -channel substrates are connected to the negative power supply (-4 V). All circuits presented have been realised with the commercially available MCI4007 and MCI4016 CMOS integrated circuits.
Conclusions
The use of non-complementary pairs of p-channel and n-channel m.o.s. devices in the implementation of threevalued logic circuits has been presented. This method of design reduces complexity and cost of previously reported c.m.o.s. ternary circuits by a factor of 50%. Based on the design of ternary inverters, NAND and NOR circuits presented, it is possible to configure complete three-valued arithmetic logic units which are more economical than has been previously demonstrated.
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